Guan, Zhicheng, Thomson, P and Almaini, A E A (1994) Parallel CMOS 2's complement multiplier based on 5:3 counter. Proceedings of the IEEE International Conference on Computer Design: VSLI in Computers and Processors. pp. 298-301. ISSN 0818665653