INSPIRING FUTURES

Browse by Dewey Subject

Up a level
Export as [feed] RSS
Group by: Creators | Item Type | No Grouping
Number of items at this level: 11.

Article

Xia, Y, Wu, X and Almaini, A E A (2003) Power minimization of FRPM functions based on polarity conversion. Journal of Computer Science and Technology, 18 (3). pp. 325-331. ISSN 1000 9000

Xia, Y and Almaini, A E A (2002) Differential CMOS edge-triggered flip-flop with clock gating. Electronics Letters, 38 (1). pp. 9-11. ISSN 0013 5194

Wang, Lun Yao, Chen, X and Almaini, A E A (1998) Modulo correlativity and its application in a multiple valued logic system. International Journal of Electronics, 85 (5). pp. 561-570. ISSN 0020 7217

Wang, Lun Yao, Chen, X and Almaini, A E A (1998) Algebraic properties of multiple-valued modulo systems and their applications to current-mode CMOS circuits. IEE Proceedings - Computers and digital techniques, 145 (5). pp. 364-368. ISSN 1350 2387

Almaini, A E A (1997) Semicustom IC for generating optimum generalised Reed-Muller expansions. Microelectronics Journal, 28 (2). pp. 129-142. ISSN 0026 2692

Book Section

Yang, M, Wang, P, Chen, X and Almaini, A E A (2005) Fast tabular based conversion methods for Canonical OR-Coincidence. In: EUROCON 2005 - The International Conference on Computer as a Tool. EUROCON, 1 . IEEE, Piscataway, New Jersey, USA, pp. 507-510. ISBN 9781424400492

Wang, P, Liu, Y, Yang, M and Almaini, A E A (2005) Five-valued circuit quantitative theory and design of five-valued twisted-ring. In: ASICON 2005: Proceedings of the 6th International Conference on ASIC, 2005. IEEE Operations Center, Piscataway, NJ, pp. 354-357. ISBN 0780392108 & 9780780392106

Xia, Y, Ali, Belgasem and Almaini, A E A (2003) Area and power optimization of FPRM function based circuits. In: Proceedings of the 2003 IEEE INternational Symposium on Circuits and Systems. IEEE International Symposia on Circuits and Systems, 5 . IEEE, Circuits and Systems Society, Thailand, Bangkok, Mahanakorn University, V329-V332. ISBN 0-7803-7761-3

Guan, Zhicheng, Thomson, P and Almaini, A E A (1994) Parallel CMOS 2's complement multiplier based on 5:3 counter. In: IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1994. ICCD '94. Proceedings.. IEEE, pp. 298-301. ISBN 0-8186-6565-3

Conference or Workshop Item

Yaminysharif, M and Rutter, Malcolm (1988) Adaptive noise cancelling by accelerated gradient techniques. In: Proc. IEEE int conf Circuit and Systems, 1988, Helsinki, Finland.

Thesis

Xia, Yinshui (2003) Low Power Design Techniques for Digital Logic Circuits. PhD thesis, Edinburgh Napier University.

This list was generated on Thu Jul 24 22:40:55 2014 IST.

Edinburgh Napier University is a registered Scottish charity. Registration number SC018373