Multilevel logic simplification based on containment recursive paradigm.

Wang, Lun Yao and Almaini, A E A (2003) Multilevel logic simplification based on containment recursive paradigm. IEE Proceedings - Computers and digital techniques, 150 (4). pp. 218-226. ISSN 1350 2387

Full text not available from this repository. (Request a copy)


This paper addresses a number of fundamental concepts and a novel technique for optimising practical multi-level designs for completely and incompletely specified multi-output functions. Multi-level design is the preferred approach in complex VSLI circuits.

Item Type: Article
Print ISSN: 1350 2387
Electronic ISSN: 1359-7027
Uncontrolled Keywords: Containment recursive paradigm; application specific integrated circuit design; experimental results; satisfiability; unate recursive paradigm; Boolean functions; unateness; multilevel logic simplification; two-level logic minimisation; observability; encoding; field programmable gate array; splitting equation strategies
University Divisions/Research Centres: Faculty of Engineering, Computing and Creative Industries > School of Engineering and the Built Environment
Dewey Decimal Subjects: 600 Technology > 620 Engineering > 621 Electronic & mechanical engineering
000 Computer science, information & general works > 000 Computer science, knowledge & systems > 005 Computer programming, programs & data
Library of Congress Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Q Science > QA Mathematics > QA76 Computer software
Item ID: 12
Depositing User: Users 2 not found.
Date Deposited: 19 Oct 2007 10:51
Last Modified: 07 Jun 2013 15:05

Actions (login required)

View Item View Item

Edinburgh Napier University is a registered Scottish charity. Registration number SC018373